Verilog HDL Programmer and Synthesis Specialist

This position is responsible for programming digital systems using the Verilog Hardware Description Language and Mentor Graphics ModelSIM for verification. Many of the systems being developed with be synthesized and place & routed for use in Mixed Signal ASICs, but may system are also needed for FPGAs in test system as well as high level system modelling used for system verification.


You must be logged in to post a comment.